

VN5E050ASO-E

Single channel high-side driver with analog current sense for automotive applications

Datasheet - production data

Features

Max supply voltage	V_{CC}	41 V
Operating voltage range	V _{CC}	4.5 to 28V
Max on-state resistance	R _{ON}	50 mΩ
Current limitation (typ)	I _{LIMH}	27 A
Off-state supply current	Is	2 μA ⁽¹⁾

1. Typical value with all loads connected.

General


- Inrush current active management by power limitation
- Very low standby current
- 3.0 V CMOS compatible inputs
- Optimized electromagnetic emissions
- Very low electromagnetic susceptibility
- Compliant with European directive 2002/95/EC
- Very low current sense leakage
- AEC-Q100 qualified

■ Diagnostic functions

- Proportional load current sense
- High current sense precision for wide currents range
- Current sense disable
- Off-state open-load detection
- Output short to V_{CC} detection
- Overload and short to ground (power limitation) indication
- Thermal shutdown indication

■ Protections

- Undervoltage shutdown
- Overvoltage clamp
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}



- Overtemperature shutdown with auto restart (thermal shutdown)
- Reverse battery protected
- Electrostatic discharge protection

Application

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

Description

The VN5E050ASO-E is a single channel highside driver manufactured using ST proprietary VIPower[®] M0-5 technology and housed in the SO-16L package. The device is designed to drive 12 V automotive grounded loads, and to provide protection and diagnostics. It also implements a 3 V and 5 V CMOS-compatible interface for the use with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with autorestart and overvoltage active clamp. A dedicated analog current sense pin is associated with every output channel providing enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication, overtemperature indication, short-circuit to $V_{\rm CC}$ diagnosis and on-state and off-state open-load detection.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to share the external sense resistor with similar devices. Contents VN5E050ASO-E

Contents

1	Bloc	ck diagram and pin description	5
2	Elec	ctrical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	8
	2.4	Waveforms	. 17
	2.5	Electrical characteristics curves	. 20
3	Арр	lication information	. 23
	3.1	GND protection network against reverse battery	. 23
		3.1.1 Solution 1: resistor in the ground line (RGND only)	. 23
		3.1.2 Solution 2: diode (D _{GND}) in the ground line	. 24
	3.2	Load dump protection	. 24
	3.3	MCU I/O protection	. 24
	3.4	Current sense and diagnostic	. 24
		3.4.1 Short to VCC and off-state open-load detection	. 25
	3.5	Maximum demagnetization energy (VCC = 13.5V)	. 27
4	Pacl	kage and PCB thermal data	. 28
	4.1	SO-16L thermal data	. 28
5	Pacl	kage information	. 31
	5.1	ECOPACK [®] packages	. 31
	5.2	Package mechanical data	. 31
	5.3	Packing information	. 33
6	Orde	er codes	. 34
7	Revi	ision history	. 35

VN5E050ASO-E List of tables

List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	. 6
Table 3.	Absolute maximum ratings	. 7
Table 4.	Thermal data	. 8
Table 5.	Power section	. 8
Table 6.	Switching (V _{CC} = 13 V; T _i = 25 °C)	. 9
Table 7.	Logic inputs	. 9
Table 8.	Protections and diagnostics	. 10
Table 9.	Current sense (8 V < VCC < 18 V)	. 10
Table 10.	Open-load detection (8 V < VCC < 18 V)	. 12
Table 11.	Truth table	15
Table 12.	Electrical transient requirements (part 1)	16
Table 13.	Electrical transient requirements (part 2)	16
Table 14.	Electrical transient requirements (part 3)	16
Table 15.	Thermal parameter	30
Table 16.	SO-16L mechanical data	. 32
Table 17.	Device summary	. 34
Table 18	Document revision history	35

List of figures VN5E050ASO-E

List of figures

4/36

Figure 1.	Block diagram5
Figure 2.	Configuration diagram (top view)
Figure 3.	Current and voltage conventions
Figure 4.	Current sense delay characteristics
Figure 5.	Open-load off-state delay timing12
Figure 6.	Switching characteristics
Figure 7.	Delay response time between rising edge of output current and rising edge of current sense
	(CS enabled)13
Figure 8.	Output voltage drop limitation
Figure 9.	I _{OUT} /I _{SENSE} vs I _{OUT}
Figure 10.	Maximum current sense ratio drift vs load current
Figure 11.	Normal operation
Figure 12.	Overload or short to GND
Figure 13.	Intermittent overload
Figure 14.	Off-state open-load with external circuitry
Figure 15.	Short to V _{CC}
Figure 16.	T_j evolution in over load or short to GND
Figure 17.	Off-state output current
Figure 18.	High level input current
Figure 19.	Input clamp level
Figure 20.	Input low level
Figure 21.	Input high level
Figure 22.	Input hysteresis voltage
Figure 23.	On-state resistance vs Tcase
Figure 24.	On-state resistance vs VCC
Figure 25.	Undervoltage shutdown
Figure 26.	Turn-On voltage slope
Figure 27.	ILIMH vs Tcase
Figure 28.	Turn-Off voltage slope
Figure 29.	CS_DIS high level voltage
Figure 30.	CS_DIS clamp voltage
Figure 31.	CS_DIS low level voltage
Figure 32.	Application schematic
Figure 33.	Current sense and diagnostic
Figure 34.	Maximum turn-Off current versus inductance
Figure 35.	SO-16L PC board
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition
Figure 37.	SO-16L thermal impedance junction ambient single pulse
Figure 38.	Thermal fitting model of a single channel HSD in SO-16L
Figure 39.	SO-16L package dimensions
Figure 40.	SO-16L tube shipment (no suffix)
Figure 41.	SO-16L tape and reel shipment (suffix "TR")

Doc ID 022449 Rev 3

1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible; it controls output switch state.
CURRENT SENSE	Analog current sense pin; it delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Vcc 16 Vcc GND NC NC NC **INPUT** NC C SENSE OUTPUT OUTPUT NC OUTPUT CS DIS Vcc 8 Vcc GAPGCFT00526

Figure 2. Configuration diagram (top view)


Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	Х	X	Х	Х
To ground	Through 1 KΩ resistor	Х	Through 22 KΩ resistor	Through 10 KΩ resistor	Through 10 KΩ resistor

6/36 Doc ID 022449 Rev 3

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	Α
-I _{OUT}	Reverse DC output current	20	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
-I _{CSENSE}	DC reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} - 41 to +V _{CC}	٧
E _{MAX}	Maximum switching energy (single pulse) L = 3 mH; R _L = 0 Ω ; V _{bat} = 13.5 V; T _{jstart} = 150°C; I _{OUT} = I _{limL} (<i>Typ.</i>)	104	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge		
	(Human Body Model: R = 1.5 K Ω ; C = 100 pF)		
	- INPUT	4000	V
V _{ESD}	- CURRENT SENSE	2000	V
	- CS_DIS	4000	V
	– OUTPUT	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	٧
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typical value	Unit
R _{th j_pcb}	Thermal resistance junction-pcb (with one channel ON) ⁽¹⁾	20.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 36.	°C/W

^{1.} The measure is done in accordance with the JESD 51-8.

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	٧
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		٧
		I _{OUT} = 2 A; T _j = 25°C		50		mΩ
R _{ON}	On-state resistance	I _{OUT} = 2 A; T _j = 150°C			100	mΩ
		$I_{OUT} = 2 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25^{\circ}\text{C}$			65	mΩ
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V
L	Supply current	Off-state; $V_{CC} = 13 \text{ V}$; $T_j = 25^{\circ}\text{C}$; $V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0 \text{ V}$		2 ⁽¹⁾	5 ⁽¹⁾	μΑ
I _S	Supply current	On-state; $V_{CC} = 13 \text{ V}$; $V_{IN} = 5 \text{ V}$; $I_{OUT} = 0 \text{ A}$		1.5	3	mA

Table 5. Power section (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{L(off1)}	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	3	μA
	On-State output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		5	μΑ
V _F	Output - V _{CC} diode voltage	-l _{OUT} = 2 A; T _j = 150°C			0.7	٧

^{1.} PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 13 \text{ V}; T_j = 25 ^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$R_L = 6.5 \Omega$ (see <i>Figure 6</i>)	_	20	_	μs
t _{d(off)}	Turn-off delay time	$R_L = 6.5 \Omega$ (see <i>Figure 6</i>)	_	40		μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	$R_L = 6.5 \Omega$	_	See Figure 26		V/µs
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L = 6.5 \Omega$	_	See Figure 28	_	V/µs
W _{ON}	Switching energy losses during t _{on}	$R_L = 6.5 \Omega$ (see <i>Figure 6</i>)	_	0.20		mJ
W _{OFF}	Switching energy losses during t _{off}	$R_L = 6.5 \Omega$ (see <i>Figure 6</i>)	_	0.3	_	mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μΑ
V _{IH}	Input high level voltage		2.1			٧
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			٧
V	Input clamp voltage	I _{IN} = 1 mA	5.5		7	V
V _{ICL}	input clamp voltage	I _{IN} = -1 mA		-0.7		V
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} = 0.9 V	1			μΑ
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} = 2.1 V			10	μΑ
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			٧
V	CC DIC alama valtaga	I _{CSD} = 1 mA	5.5		7	V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} = -1 mA		-0.7		V

477

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I	DC short circuit current	V _{CC} = 13 V	19	27	38	Α
I _{limH}	DO SHOTT CHOURT CUITETT	5 V < V _{CC} < 28 V			38	Α
I _{limL}	Short circuit current during thermal cycling	$V_{CC} = 13V; T_R < T_j < T_{TSD}$		7		Α
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of status		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} - T _R)			7		°C
V _{DEMAG}	Turn- Off output voltage clamp	I _{OUT} = 2 A; V _{IN} = 0; L = 6 mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	$I_{OUT} = 0.1 \text{ A};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ (see <i>Figure 8</i>)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Κ ₀	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.05 \text{ A}; V_{SENSE} = 0.5 \text{ V}; V_{CSD} = 0 \text{ V}; T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	1170	2000	3090	
К ₁	lout ^{/l} sense	$I_{OUT} = 1 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$		2000 2000		
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 1 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _J = -40 °C to 150 °C	-10		10	%
K ₂	l _{OUT} /l _{SENSE}	$I_{OUT} = 2 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$		2000 2000		
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 2 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _J = -40 °C to 150 °C	-7		7	%
К ₃	lout ^{/l} sense	$I_{OUT} = 4 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$		2000 2000	2135 2080	

10/36 Doc ID 022449 Rev 3

Table 9. Current sense (8 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$dK_3/K_3^{(1)}$	Current sense ratio drift	I _{OUT} = 4 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _J = -40 °C to 150 °C	-4		4	%
		$I_{OUT} = 0 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $V_{CSD} = 5 \text{ V; } V_{IN} = 0 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	0		1	μΑ
I _{SENSE0}	Analog sense leakage current	$V_{CSD} = 0 \text{ V}; V_{IN} = 5 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	0		2	μΑ
		$I_{OUT} = 2 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $V_{CSD} = 5 \text{ V; } V_{IN} = 5 \text{ V;}$ $T_j = -40 ^{\circ}\text{C to } 150 ^{\circ}\text{C}$	0		1	μΑ
I _{OL}	Open-load on-state current detection threshold	$V_{IN} = 5 \text{ V}; 8 \text{ V} < V_{CC} < 18 \text{ V};$ $I_{SENSE} = 5 \mu A$	4		20	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 4 A; V _{CSD} = 0 V	5			V
V _{SENSEH}	Analog sense output voltage in fault condition ⁽²⁾	V_{CC} = 13 V; R_{SENSE} = 3.9 K Ω		8		٧
I _{SENSEH}	Analog sense output current in fault condition ⁽²⁾	V _{CC} = 13 V; V _{SENSE} = 5 V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4 V; 0.5 A < I _{OUT} < 4 A; I _{SENSE} = 90% of I _{SENSE} max (see <i>Figure 4</i>)		50	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} < 4 V; 0.5 A < I _{OUT} < 4 A; I _{SENSE} = 10% of I _{SENSE} max (see <i>Figure 4</i>)		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} < 4 V; 0.5 A < I _{OUT} < 4 A; I _{SENSE} = 90% of I _{SENSE} max (see <i>Figure 4</i>)		80	250	μs
$\Delta t_{\sf DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4 V; I _{SENSE} = 90% of I _{SENSEMAX} ; I _{OUT} = 90% of I _{OUTMAX} ; I _{OUTMAX} = 2 A (see <i>Figure 7</i>)			40	□□µs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} < 4 V; 0.5 A < I _{OUT} < 4 A; I _{SENSE} = 10% of I _{SENSE max} (see <i>Figure 4</i>)		100	250	μs

^{1.} Parameter guaranteed by design; it is not tested.

^{2.} Fault condition includes: power limitation, overtemperature and open-load off-state detection.

Table 10. Open-load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load off-state voltage detection threshold	V _{IN} = 0 V	2	See Figure 5	4	V
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn Off	See Figure 5	180		1200	μs
I _{L(off2)r}	Off-state output current at V _{OUT} = 4 V	$V_{IN} = 0 \text{ V}; V_{SENSE} = 0 \text{ V}; V_{OUT} \text{ rising from 0 V to 4 V}$	-120		0	μΑ
I _{L(off2)f}	Off-state output current at V _{OUT} = 2 V	$V_{IN} = 0 \text{ V};$ $V_{SENSE} = V_{SENSEH}; V_{OUT}$ falling from V_{CC} to 2 V	-50		90	μΑ
t _{d_vol}	Delay response from output rising edge to V _{SENSE} rising edge in open-load	$V_{OUT} = 4 \text{ V}; V_{IN} = 0 \text{ V};$ $V_{SENSE} = 90\% \text{ of } V_{SENSEH}$			20	μs

Figure 4. Current sense delay characteristics





Figure 5. Open-load off-state delay timing







Figure 6. Switching characteristics









Figure 8. Output voltage drop limitation










Figure 10. Maximum current sense ratio drift vs load current

Note: Parameter guaranteed by design; it is not tested.

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} = 0 V) ⁽¹⁾
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V _{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overload	Н	X (no power limitation) Cycling (power limitation)	Nominal V _{SENSEH}
Short circuit to GND (power limitation)	L	L	0
	H	L	V _{SENSEH}
Open-load off-state (with external pull-up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull-up disconnected)	L	н	V _{SENSEH}
	H	Н	< Nominal
Negative output voltage clamp	L	L	0

If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E)	Test le	vels ⁽¹⁾	Number of pulses or	Burst cycle/pulse repetition time		Delays and Impedance	
Test pulse	III	IV	test times	Min.	Max.	impedance	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω	
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω	
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω	
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω	
4	-6V	-7V	1 pulse			100ms, 0.01Ω	
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω	

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2: 2004E	Test leve	el results
Test pulse	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽¹⁾	С	С

^{1.} Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

16/36 Doc ID 022449 Rev 3

^{2.} Valid in case of external load dump clamp: 40 V maximum referred to ground.

2.4 **Waveforms**

Figure 11. Normal operation




Figure 12. Overload or short to GND




Figure 13. Intermittent overload




Figure 14. Off-state open-load with external circuitry




Figure 15. Short to V_{CC}






Figure 16. T_i evolution in over load or short to GND



2.5 Electrical characteristics curves

Figure 17. Off-state output current

Figure 18. High level input current







Figure 19. Input clamp level

Figure 20. Input low level








Figure 21. Input high level


Figure 22. Input hysteresis voltage





57

Figure 23. On-state resistance vs T_{case} Figure 24. On-state resistance vs V_{CC}







Figure 25. Undervoltage shutdown

Figure 26. Turn-On voltage slope








Figure 27. I_{LIMH} vs T_{case}

Figure 28. Turn-Off voltage slope






577

Figure 29. CS_DIS high level voltage

Figure 30. CS_DIS clamp voltage







Figure 31. CS_DIS low level voltage



22/36 Doc ID 022449 Rev 3

3 Application information

+5V

Approx CS_DIS

WCC

Rprot

CS_DIS

OUTPUT

CURRENT SENSE

GND

Cext

RSENSE

VGND

RGND

DGND

Figure 32. Application schematic

3.1 GND protection network against reverse battery

This section provides two solutions to implement a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following description shows how to select the R_{GND} resistor:

- 1. $R_{GND} \le 600 \text{ mV} / (I_{S(on)max})$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{\text{GND}}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when $V_{CC} < 0$ during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that, if the microprocessor ground is not shared by the device ground, then the R_{GND} produces a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and in the status output

values. This shift varies depending on how many devices are ON in case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation requires the use of a large resistor, or several devices have to share the same resistor, then ST suggests to utilize *Section 3.1.2: Solution 2: diode* (D_{GND}) *in the ground line*.

3.1.2 Solution 2: diode (D_{GND}) in the ground line

Note that a resistor ($R_{GND} = 1 \text{ k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} maximum DC rating. The same applies if the device is subject to transients on the V_{CC} line which are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/O protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins are pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins from latching up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os:

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For $V_{CCpeak} = -100 \text{ V}$ and $I_{latchup} \ge 20 \text{ mA}$; $V_{OHuC} \ge 4.5 \text{ V}$

 $5 \text{ k}\Omega \leq R_{\text{prot}} \leq 180 \text{ k}\Omega$

Recommended values: $R_{prot} = 10 \text{ k}\Omega$, $C_{EXT} = 10 \text{ nF}$.

3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

Current mirror of the load current in normal operation, delivering a current proportional to the load current according to a known ratio K_X.
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in *Table 9: Current sense (8 V < VCC < 18 V)*). The

current sense accuracy depends on the output current (refer to current sense electrical characteristics *Table 9: Current sense (8 V < VCC < 18 V)*).

- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to Table 11: Truth table):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in off-state
 - Open-load in off-state with additional external components.

A logic level high the CS_DIS pin simultaneously sets all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing the sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

3.4.1 Short to V_{CC} and off-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Little or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

Off-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor (R_{PU}) connecting the output to a positive supply voltage (V_{PU}).

It is preferable that V_{PU} is switched off during the module standby mode to avoid an increase in overall standby current consumption in normal conditions, that is, when the load is connected.

An external pull-down resistor (R_{PD}) connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

$$V_{OUT} \Big|_{Pull-up\ OFF} = R_{PD} \cdot I_{L(off\ 2)f} < V_{OL\min} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$ is recommended.


For proper open-load detection in off-state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}\big|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)r}}{R_{PU} + R_{PD}} > V_{OL\max} = 4V$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Open-load detection* (8 V < VCC < 18 V).

3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)






Note:

Values are generated with $R_L = 0 \Omega$. In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 SO-16L thermal data


Figure 35. SO-16L PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8 cm²).

Figure 36. R_{thj-amb} vs PCB copper area in open box free air condition







Figure 37. SO-16L thermal impedance junction ambient single pulse

Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Figure 38. Thermal fitting model of a single channel HSD in SO-16L (a)



a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

577

Table 15. Thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.7		
R2 (°C/W)	2.3		
R3 (°C/W)	4		
R4 (°C/W)	8	6	6
R5 (°C/W)	14	13	13
R6 (°C/W)	28	20	14.5
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.01		
C3 (W.s/°C)	0.1		
C4 (W.s/°C)	0.5		
C5 (W.s/°C)	1	1.5	1.5
C6 (W.s/°C)	3	9	12

VN5E050ASO-E Package information

5 Package information


5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 Package mechanical data

Figure 39. SO-16L package dimensions



Package information VN5E050ASO-E

Table 16. SO-16L mechanical data

Symbol		Millimeters	
Symbol	Min	Тур	Max
A	2.35		2.65
A1	0.10		0.30
В	0.33		0.51
С	0.23		0.32
D	10.10		10.50
E	7.40		7.60
е		1.27	
Н	10.00		10.65
h	0.25		0.75
L	0.40		1.27
k	0°		8°
ddd			0.10

VN5E050ASO-E Package information

5.3 Packing information

Figure 40. SO-16L tube shipment (no suffix)





Figure 41. SO-16L tape and reel shipment (suffix "TR")



Order codes VN5E050ASO-E

6 Order codes

Table 17. Device summary

Package	Order codes		
1 donage	Tube	Tape and reel	
SO-16L	VN5E050ASO-E	VN5E050ASOTR-E	

VN5E050ASO-E Revision history

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
14-Dec-2011	1	Initial release
16-Mar-2012	2	Added Section 4: Package and PCB thermal data and update Table 5.
25-June-2012	3	Update Table 4.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

36/36 Doc ID 022449 Rev 3